x86 Paging Tutorial / TLB

The Translation Lookahead Buffer (TLB) is a cache for paging addresses.

Since it is a cache, it shares many of the design issues of the CPU cache, such as associativity level.

This section shall describe a simplified fully associative TLB with 4 single address entries. Note that like other caches, real TLBs are not usually fully associative.

Table of contents 677 4
- 1. Basic TLB operation TLB 166
- 2. TLB replacement policy TLB 85
- 3. CAM TLB 181
- 4. Invalidating TLB entries TLB 188

 Ancestors (12)

x86 Paging Tutorial
x86
List of instruction set architectures
Instruction set architecture
Processor (computing)
Computer hardware component type
Computer hardware
Computer
Information technology
Area of technology
Technology
 Home