The Translation Lookahead Buffer (TLB) is a cache for paging addresses.

Since it is a cache, it shares many of the design issues of the CPU cache, such as associativity level.

This section shall describe a simplified fully associative TLB with 4 single address entries. Note that like other caches, real TLBs are not usually fully associative.

 Table of contents 677
- 1. Basic TLB operation link nosplit TLB 166
- 2. TLB replacement policy link nosplit TLB 85
- 3. CAM link nosplit TLB 181
- 4. Invalidating TLB entries link nosplit TLB 188



Ancestors

x86 Paging Tutorial
x86
List of instruction set architectures
Instruction set architecture
Computer hardware
Computer
Information technology
Area of technology
Technology
Ciro Santilli's Homepage