Ciro Santilli
OurBigBook.com
$£
Sponsor
中国
独裁统治 China Dictatorship 新疆改造中心、六四事件、法轮功、郝海东、709大抓捕、2015巴拿马文件 邓家贵、低端人口、西藏骚乱
List of instruction set architectures
...
Information technology
Computer
Computer hardware
Computer hardware component type
Processor
Instruction set architecture
OurBigBook.com
words: 6k
articles: 54
List of
instruction set architecture
.
Table of contents
6k
54
One instruction set computer
(OISC)
List of instruction set architectures
ARM architecture family
List of instruction set architectures
174
PowerPC
List of instruction set architectures
RISC-V
List of instruction set architectures
143
7
RISC-V International
(RISC-V Foundation)
RISC-V
SiFive
RISC-V
15
RISC-V timer
RISC-V
73
1
riscv/timer.S
RISC-V timer
73
RISC-V priviledged ISA
RISC-V
2
RISC-V MSTATUS register
RISC-V priviledged ISA
1
RISC-V MSTATUS.MIE field
RISC-V MSTATUS register
x86
List of instruction set architectures
6k
41
x86 Paging Tutorial
x86
4k
39
1.
Sample code
x86 Paging Tutorial
2.
Intel manual
x86 Paging Tutorial
3.
Application
x86 Paging Tutorial
4.
Hardware implementation
x86 Paging Tutorial
5.
Segmentation
x86 Paging Tutorial
6.
Example: simplified single-level paging scheme
x86 Paging Tutorial
7
6.1.
Single level paging scheme visualization
Example: simplified single-level paging scheme
6.2.
Single level paging scheme numerical translation example
Example: simplified single-level paging scheme
6.3.
Multiple addresses translate to a single physical address
Example: simplified single-level paging scheme
6.4.
Identity mapping
Example: simplified single-level paging scheme
6.5.
Page faults
Example: simplified single-level paging scheme
6.6.
Page table entries
Example: simplified single-level paging scheme
6.7.
Page size choice
Example: simplified single-level paging scheme
7.
Example: multi-level paging scheme
x86 Paging Tutorial
5
7.1.
The problem with single-level paging
Example: multi-level paging scheme
7.2.
K-ary trees to the rescue
Example: multi-level paging scheme
7.3.
Why not a balanced tree
Example: multi-level paging scheme
7.4.
How the K-ary tree is used in x86
Example: multi-level paging scheme
7.5.
Multi-level paging scheme numerical translation example
Example: multi-level paging scheme
8.
64-bit architectures
x86 Paging Tutorial
9.
PAE
x86 Paging Tutorial
10.
PSE
x86 Paging Tutorial
11.
PAE and PSE page table schemes
x86 Paging Tutorial
12.
TLB
x86 Paging Tutorial
4
12.1.
Basic TLB operation
TLB
12.2.
TLB replacement policy
TLB
12.3.
CAM
TLB
12.4.
Invalidating TLB entries
TLB
13.
Linux kernel usage
x86 Paging Tutorial
5
13.1.
Play with physical addresses in Linux
Linux kernel usage
13.2.
Kernel vs process memory layout
Linux kernel usage
13.3.
Process memory layout
Linux kernel usage
13.4.
Copy-on-write
(COW)
Linux kernel usage
13.5.
Linux source tree
Linux kernel usage
14.
Memory management unit
x86 Paging Tutorial
15.
Second Level Address Translation
x86 Paging Tutorial
16.
Other architectures
x86 Paging Tutorial
1
16.1.
ARM
Other architectures
17.
Bibliography
x86 Paging Tutorial
x86 custom instructions
x86
58
Y86
List of instruction set architectures
15
Ancestors
(9)
Instruction set architecture
Processor
Computer hardware component type
Computer hardware
Computer
Information technology
Area of technology
Technology
Home
Ciro Santilli
OurBigBook.com